Sorry, the offer is not available,
but you can perform a new search or explore similar offers:

Technical Lead – Genai (Cross Domain)

The Technical Team Lead acts as the head of the team working on the development of software applications and ensures the project team follows set regulations...


Ibm Careers - Karnataka

Published 14 days ago

Server I/O Logic Design

Job Duties:A Server I/O logic design engineer should be able to Work with stakeholders and others in a multidisciplinary team to define functional requiremen...


Ibm Careers - Karnataka

Published 14 days ago

System Development Engineer

We are IBM Z/OSMF (Z Operating System, Management Facility), professional working on Z Enterprise Systems that build simplied web based UI to manage various ...


Ibm Careers - Karnataka

Published 13 days ago

Advisory Sw Engineer - Nw/Io

Work with Product Owner/Lead in understanding customer/project requirements, create/implement the design, and developing unit test scenarios to validate the ...


Ibm Careers - Karnataka

Published 13 days ago

Principal Engineer I , Asic Analog Design

Details of the offer

Our vision is to transform how the world uses information to enrich life forall.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

JR56199 Principal Engineer I , ASIC Analog Design

Our vision is to transform how the world uses information to enrich life.
Join an inclusive team focused on one thing: using their expertise in the relentless pursuit of innovation for customers and partners. The solution we create help make everything from virtual reality experiences to breakthroughs in neural networks possible. We do it all while committing to integrity, sustainability, and giving back to our communities. Because doing so can spark the very innovation we are pursuing!
Position Description:
To be part of a highly skilled and challenging high speed PHY design team working on the latest technology nodes (12nm and below).

Take ownership of analog sub-blocks inside the PHY and drive the specification and implementation. It includes transistor and block level design, simulation, reliability and mixed mode simulations etc.

Drive layout of complex blocks through mask designers. Conform to complex process rules as well as DFM.

Participate in design reviews both internally and potentially with customers to explain design choices and robustness. Work with people across multiple sites including overseas.

Help with creating IP EDA views: Behavioral/Verilog-A, timing views, abstract etc.

Participate in silicon bring up, characterization, & perform correlations against models & simulations.

Mentor and supervise junior engineers.

Equal opportunity position with excellent pay package!

SKILLS required:
Circuit design experience in analog/mixed signal CMOS circuits in deep sub-micron technologies (5 – 40 nm) inHigh speedMemory interfaces (DDR3/4/5, LPDDR3/4x/5, GDDR5/6) or SerDes Interfaces (PCIe, MIPI, HDMI, USB, SATAetc).

Prior experience in taking full ownership of at leastonof the sub-blocks like PLL, DLL, CDR, high speed receiver with equalization, transmitter front end andhigh speeddata path.

Candidateshould havedeepunderstanding of analog and mixed signalcircuitwith experience inhigh speedlink.

Candidate must have experience in Serdes/Parallel Interface.

Experience with TX RX Equalization (FFE/CTLE/DFE) is must

Experience with various CDR and Clocking architecture.

Candidate should have experience infinfet10nm and below.

Able to create block level specification based on link budget.

Able to create system level modeling usingVerilogA/Python.

Should be able to work with Packaging/Board team.

Should have knowledge of ESD.

Experience in lab testing andworkwithvalidationteam to analysis data.

High speed I/O cell designs such as DDR, LVDS, HSTL, CML.

Power Delivery circuits such as Bandgap, LDO, Bias circuits.

Strong fundamental knowledge for AMS design, Advanced CMOS andFinFettechnologies.

Understanding of Mismatch analysis & Monte-Carlo methodology/sims, transistor level Circuit level noise analysis. Understanding of device physics & deep-sub micron issues.

Supervision of complex and/or sensitive analog layout and defining IP floorplan

Experience with industry standard tools such as Cadence ADE,Spectre, AMS verification, EM/IR flows, MATLAB,Calibreetc.

Working knowledge of Mixed mode simulation, Signal Integrity and ESD desired.

M.S./M.Tech, BS/BE (Electronics)

ExperienceRequired:5+Years

About Micron Technology, Inc.
We are an industry leader in innovative memory and storage solutions transforming how the world uses information to enrich lifefor all. With a relentless focus on our customers, technology leadership, and manufacturing and operational excellence, Micron delivers a rich portfolio of high-performance DRAM, NAND, and NOR memory and storage products through our Micron® and Crucial® brands. Every day, the innovations that our people create fuel the data economy, enabling advances in artificial intelligence and 5G applications that unleash opportunities — from the data center to the intelligent edge and across the client and mobile user experience.

To learn more, please visit micron.com/careers

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, veteran or disability status.

To request assistance with the application process and/or for reasonable accommodations,please ******

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.


Nominal Salary: To be agreed

Job Function:

Requirements

Built at: 2024-12-24T03:27:20.944Z